

# CHARGE-TRAPPING MEMORY DEVICE USING HETEROSTRUCTURE OF MoS<sub>2</sub> FET ON CrPS<sub>4</sub>

Minjeong Shin<sup>a</sup>, Mi Jung Lee<sup>a</sup>, Chansoo Yoon<sup>a</sup>, Je-Geun Park<sup>b</sup>, Sungmin Lee<sup>b</sup>,  
and Bae Ho Park<sup>a\*</sup>

<sup>a</sup>Dept. of Physics, Konkuk University, Seoul, Korea

<sup>b</sup>Dept. of Physics and Astronomy, Seoul National University, Seoul, Korea

We introduce a non-volatile charge-trapping memory device, based on the 2D heterostructure FET consisting of a MoS<sub>2</sub> channel and CrPS<sub>4</sub>. Clockwise hysteresis behaviors in transfer curves measured at room temperature show a strong dependence on the thickness of CrPS<sub>4</sub>, which is attributed to charge trapping at trap sites in the CrPS<sub>4</sub> layers [1]. Our heterostructure memory device exhibits both large memory windows up to 99.7 V and a high on/off current ratio ( $3 \times 10^5$ ) with good endurance during 625 cycles. Also, the non-volatile memory property is obtained because of its excellent trapping ability of trap sites in the CrPS<sub>4</sub>. Especially, the memory window size can be effectively tuned from 7.6 V to 99.7 V with a high on/off current ratio by changing the sweep range of back gate voltage from 10 to 60 V at drain voltage,  $V_D=0.1$  V. Such high performances of the charge trapping memory device with a simple heterostructure provide a promising route towards next-generation memory devices utilizing 2D materials.




Fig. 1. **a.** Optical image and schematic of heterostructure device with MoS<sub>2</sub> channel on CrPS<sub>4</sub>. **b.** Transfer curve of the device with different ranges of back gate voltage from 10 V to 60 V. **c.** Linear relationship between threshold voltage shift ( $\Delta V_{th}$ ) and gate voltage range ( $V_{G \max}$ ). The inset graph shows an amount of trapped charge in CrPS<sub>4</sub>.